A 100-117 GHz w-band CMOS power amplifier with on-chip adaptive biasing

Zhiwei Xu*, Qun Jane Gu, Mau-Chung Chang

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

21 Scopus citations

Abstract

A W-band power amplifier (PA) has been realized in 65 nm bulk CMOS technology, which covers 100 to 117 GHz. It delivers up to 13.8 dBm saturated output power with up to 15 dB power gain and 10% PAE, which also achieves better than 10.1 dBm output P1 dB. The PA features compact realization with transformer-coupled three stages and on-chip input/output baluns to facilitate single-ended characterization. To ensure stability and boost efficiency, it adopts cascode structure in the first two stages and common source amplifier in the last stage. To improve the PAE and linearity, an adaptive biasing circuitry is incorporated inside the PA. The entire PA core occupies 0.041 mm2 die area and burns about 180 mW with the adaptive bias circuit consuming only 0.002 mm2 active chip area.

Original languageEnglish
Article number5991965
Pages (from-to)547-549
Number of pages3
JournalIEEE Microwave and Wireless Components Letters
Volume21
Issue number10
DOIs
StatePublished - 1 Oct 2011

Keywords

  • Adaptive biasing
  • CMOS
  • output P
  • PAE
  • power amplifier (PA)
  • W-band

Fingerprint Dive into the research topics of 'A 100-117 GHz w-band CMOS power amplifier with on-chip adaptive biasing'. Together they form a unique fingerprint.

Cite this