65nm CMOS receiver with 4.2dB NF and 66dB gain for 60GHz applications

N. Y. Wang; H. Wu; J. Y C Liu; Mau-Chung Chang

doi:10.1049/el.2010.3094

65nm CMOS receiver with 4.2dB NF and 66dB gain for 60GHz applications

N. Y. Wang, H. Wu, J. Y C Liu, Mau-Chung Chang

Department of Electronics Engineering

Research output: Contribution to journal › Article › peer-review

3 Scopus citations

Abstract

A direct conversion receiver for 60GHz applications is fabricated in 65nm CMOS. It consists of three low-noise amplifier gain stages, an RF mixer, a lowpass filter and a three-stage programmable gain amplifier. An overall minimum noise figure (NF) of 4.2dB and maximum gain of 66dB is achieved by the receiver occupying a core area of 0.26mm² while drawing 36mA of current from a 1V supply.

Original language	English
Pages (from-to)	15-17
Number of pages	3
Journal	Electronics Letters
Volume	47
Issue number	1
DOIs	https://doi.org/10.1049/el.2010.3094
State	Published - 6 Jan 2011

Access to Document

10.1049/el.2010.3094

Link to publication in Scopus

Fingerprint Dive into the research topics of '65nm CMOS receiver with 4.2dB NF and 66dB gain for 60GHz applications'. Together they form a unique fingerprint.

Cite this

@article{c67258b5d54d4df18a6ba66170503d69,

title = "65nm CMOS receiver with 4.2dB NF and 66dB gain for 60GHz applications",

abstract = "A direct conversion receiver for 60GHz applications is fabricated in 65nm CMOS. It consists of three low-noise amplifier gain stages, an RF mixer, a lowpass filter and a three-stage programmable gain amplifier. An overall minimum noise figure (NF) of 4.2dB and maximum gain of 66dB is achieved by the receiver occupying a core area of 0.26mm2 while drawing 36mA of current from a 1V supply.",

author = "Wang, {N. Y.} and H. Wu and Liu, {J. Y C} and Mau-Chung Chang",

year = "2011",

month = jan,

day = "6",

doi = "10.1049/el.2010.3094",

language = "English",

volume = "47",

pages = "15--17",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "Institution of Engineering and Technology",

number = "1",

}

TY - JOUR

T1 - 65nm CMOS receiver with 4.2dB NF and 66dB gain for 60GHz applications

AU - Wang, N. Y.

AU - Wu, H.

AU - Liu, J. Y C

AU - Chang, Mau-Chung

PY - 2011/1/6

Y1 - 2011/1/6

N2 - A direct conversion receiver for 60GHz applications is fabricated in 65nm CMOS. It consists of three low-noise amplifier gain stages, an RF mixer, a lowpass filter and a three-stage programmable gain amplifier. An overall minimum noise figure (NF) of 4.2dB and maximum gain of 66dB is achieved by the receiver occupying a core area of 0.26mm2 while drawing 36mA of current from a 1V supply.

AB - A direct conversion receiver for 60GHz applications is fabricated in 65nm CMOS. It consists of three low-noise amplifier gain stages, an RF mixer, a lowpass filter and a three-stage programmable gain amplifier. An overall minimum noise figure (NF) of 4.2dB and maximum gain of 66dB is achieved by the receiver occupying a core area of 0.26mm2 while drawing 36mA of current from a 1V supply.

UR - http://www.scopus.com/inward/record.url?scp=79957626587&partnerID=8YFLogxK

U2 - 10.1049/el.2010.3094

DO - 10.1049/el.2010.3094

M3 - Article

AN - SCOPUS:79957626587

VL - 47

SP - 15

EP - 17

JO - Electronics Letters

JF - Electronics Letters

SN - 0013-5194

IS - 1

ER -