40GHz miniature bandpass filter design in standard CMOS process

Hung Ta Tso*, Chien-Nan Kuo

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

5 Scopus citations

Abstract

An on-chip high performance 40GHz miniature bandpass filter is presented. Implemented in a standard CMOS process without any extra post processing, the filter features in small size (72*400um2) and low insertion loss (1.1dB) by using a high slow-wave-factor coplanar stripline (HS-CPS).

Original languageEnglish
Title of host publication2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems
Subtitle of host publicationDigest of Papers
EditorsJ.D. Cressler, J. Papapolymerou
Pages239-242
Number of pages4
DOIs
StatePublished - 1 Dec 2004
Event2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems: Digest of Papers - Atlanta, GA, United States
Duration: 8 Sep 200410 Sep 2004

Publication series

Name2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems: Digest of Papers

Conference

Conference2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems: Digest of Papers
CountryUnited States
CityAtlanta, GA
Period8/09/0410/09/04

Keywords

  • Bandpass filters
  • CMOS
  • Coplanar stripline
  • Slow-wave structures

Fingerprint Dive into the research topics of '40GHz miniature bandpass filter design in standard CMOS process'. Together they form a unique fingerprint.

Cite this