1.5 GBaud/sec serial link monolithic chip set

Benny Lai*, Richard C. Walker, Cheryl Stout, Jieh-Tsorng Wu

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

A 1.5 GBaud/s serial data link comprised of a 2-chip set capable of transporting up to 21 parallel bits was successfully fabricated using a 25 GHz peak ft silicon bipolar process. This link features a new encoding scheme which allows DC balance in the serial stream, as well as an internally generated clock which phase locks to the user's clock at the transmitter, and full clock recovery and data retiming at the receiver. In addition, a controller integrated with the link handles handshaking at start up for full duplex operation.

Original languageEnglish
Title of host publicationConference Proceedings - European Microwave Conference
PublisherPubl by Microwave Exhibitions & Publ Ltd
Pages336-341
Number of pages6
Edition22
ISBN (Print)0946821828
DOIs
StatePublished - 1 Dec 1992
EventProceedings of the 22nd European Microwave Conference - Espoo, Finl
Duration: 24 Aug 199227 Aug 1992

Publication series

NameConference Proceedings - European Microwave Conference
Number22
Volume1

Conference

ConferenceProceedings of the 22nd European Microwave Conference
CityEspoo, Finl
Period24/08/9227/08/92

Fingerprint Dive into the research topics of '1.5 GBaud/sec serial link monolithic chip set'. Together they form a unique fingerprint.

Cite this