10 GSamples/s, 4-bit, 1.2V, design-for-testability ADC and DAC in 0.13μm CMOS technology

Sheng Chuan Liang*, Ding Jyun Huang, Chen Kang Ho, Hao-Chiao Hong

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Scopus citations

Abstract

This paper demonstrates a 10GS/s, 4-bit, flash analog-to-digital converter (ADC) and current-steering digital-to-analog converter (DAC) pair for the design of advanced seriallink transceivers. Current mode logic (CML) gates are used to alleviate the severe power bouncing. The active feedback amplifiers, CML, and wave-pipelining technique help achieve the ultimate 10 GHz sampling rate. A design-for-testability circuit using the digital loop-back scheme is added to address the difficulty of at-speed measurements. The experimental results show that the cascaded ADC and DAC pair achieves a 27.3 dBc spurious-free dynamic range and a 25.0 dB signal-to-noise ratio with the 1.11 GHz, -1 dBm stimulus. It corresponds to an ENOB of 3.86 bits. The test chip totally consumes 420 mW from a 1.2V supply. The areas of the ADC and DAC are 0.1575 mm2 and 0.0636 mm2, respectively in 0.13 μm CMOS technology.

Original languageEnglish
Title of host publication2007 IEEE Asian Solid-State Circuits Conference, A-SSCC
Pages416-419
Number of pages4
DOIs
StatePublished - 1 Dec 2007
Event2007 IEEE Asian Solid-State Circuits Conference, A-SSCC - Jeju, Korea, Republic of
Duration: 12 Nov 200714 Nov 2007

Publication series

Name2007 IEEE Asian Solid-State Circuits Conference, A-SSCC

Conference

Conference2007 IEEE Asian Solid-State Circuits Conference, A-SSCC
CountryKorea, Republic of
CityJeju
Period12/11/0714/11/07

Fingerprint Dive into the research topics of '10 GSamples/s, 4-bit, 1.2V, design-for-testability ADC and DAC in 0.13μm CMOS technology'. Together they form a unique fingerprint.

  • Cite this

    Liang, S. C., Huang, D. J., Ho, C. K., & Hong, H-C. (2007). 10 GSamples/s, 4-bit, 1.2V, design-for-testability ADC and DAC in 0.13μm CMOS technology. In 2007 IEEE Asian Solid-State Circuits Conference, A-SSCC (pp. 416-419). [4425719] (2007 IEEE Asian Solid-State Circuits Conference, A-SSCC). https://doi.org/10.1109/ASSCC.2007.4425719