Po-Hung Lin

Professor

Institute of Intelligent Systems

Phone+886-3-5712121 ext 57905
Emailmphlin@nctu.edu.tw
Websitehttps://sites.google.com/view/mphlin

Research activity per year

If you made any changes in Pure these will be visible here soon.

Personal profile

Research Interests

Analog Circuit and Layout Synthesis Automation
Electronic Design Automation
AI chip and system-on-chip (Soc) design methodologies

Education/Academic qualification

PhD, National Taiwan University

Fingerprint

Dive into the research topics where Po-Hung Lin is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

6 Similar Profiles

Network

Recent external collaboration on country level. Dive into details by clicking on the dots.

2 Active
3 Finished

Computer-Aided Design for Analog and Mixed-Signal Integrated Circuits with AI Technologies
Lin, P.
1/08/20 → 31/07/21
Project: Government Ministry › Ministry of Science and Technology
Automatic Data Classification, Identification, And Extraction For Electronic Component Specifications.
Lin, P.
1/06/20 → 31/05/21
Project: Government Ministry › Ministry of Science and Technology
2020國際積體電路電腦輔助設計軟體製作競賽(2020 CAD Contest)
Lin, P.
1/02/20 → 31/01/21
Project: Government Ministry › Ministry of Education(Include School)
Computer-Aided Design for Analog and Mixed-Signal Integrated Circuits with AI Technologies
Lin, P.
1/08/19 → 31/07/20
Project: Government Ministry › Ministry of Science and Technology
2019國際積體電路電腦輔助設計軟體製作競賽（2019 CAD Contest）
Lin, P.
1/03/19 → 31/01/20
Project: Government Ministry › Ministry of Education(Include School)

36 Conference contribution
18 Article
3 Conference article
2 Chapter

A Novel Technology Mapper for Complex Universal Gates
Wu, M. C., Dao, A. Q. & Lin, M. P. H., 18 Jan 2021, Proceedings of the 26th Asia and South Pacific Design Automation Conference, ASP-DAC 2021. Institute of Electrical and Electronics Engineers Inc., p. 475-480 6 p. 3431561. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Open Access
Achieving Analog Layout Integrity through Learning and Migration Invited Talk
Lin, M. P. H., Chi, H. Y., Patyal, A., Liu, Z. Y., Zhao, J. J., Liu, C-N. & Chen, H-M., 2 Nov 2020, In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2020-November, 9256451.
Research output: Contribution to journal › Conference article › peer-review

Open Access
Corner-Stitching-Based Multilayer Obstacle-Avoiding Component-to-Component Rectilinear Minimum Spanning Tree Construction
Su, Y. Y., Wang, S. H., Wu, W. L. & Lin, M. P. H., Mar 2020, In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 39, 3, p. 675-685 11 p., 8599013.
Research output: Contribution to journal › Article › peer-review
1 Scopus citations
Late breaking results: Automatic adaptive MOM capacitor cell generation for analog and mixed-signal layout design
Wang, T. W., Wu, P. C. & Lin, M. P. H., Jul 2020, 2020 57th ACM/IEEE Design Automation Conference, DAC 2020. Institute of Electrical and Electronics Engineers Inc., 9218609. (Proceedings - Design Automation Conference; vol. 2020-July).
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
Late breaking results: Pole-aware analog placement considering monotonic current flow and crossing-wire minimization
Patyal, A., Chen, H-M. & Lin, M. P. H., Jul 2020, 2020 57th ACM/IEEE Design Automation Conference, DAC 2020. Institute of Electrical and Electronics Engineers Inc., 9218634. (Proceedings - Design Automation Conference; vol. 2020-July).
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review