20042020

Research output per year

If you made any changes in Pure these will be visible here soon.

Personal profile

Research Interests

AI computing platform design, approximate computing for AI applications, cybersecurity and hardware Trojan, SoC design automation

Experience

1.Software Engineer, Design Technology Solutions, Intel Corporation, 08/2011 – 07/2013
2.Research Assistant, Energy Aware Computing (EnyAC) Group, Carnegie Mellon University, 08/2006 – 07/2011

Education/Academic qualification

PhD, Carnegie Mellon University

External positions

Fingerprint Dive into the research topics where Kai-Chiang Wu is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

  • 13 Similar Profiles

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Projects

Research Output

  • 23 Conference contribution
  • 6 Article

CNN-based Stochastic Regression for IDDQ Outlier Identification

Chen, C. T., Yen, C. H., Wen, C. Y., Yang, C. H., Wu, K. C., Chern, M., Chen, Y. Y., Kuo, C. Y., Lee, J. N., Kao, S. Y. & Chao, M. C. T., Apr 2020, Proceedings - 2020 IEEE 38th VLSI Test Symposium, VTS 2020. IEEE Computer Society, 9107570. (Proceedings of the IEEE VLSI Test Symposium; vol. 2020-April).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • Selective sensor placement for cost-effective online aging monitoring and resilience

    Chang, H. C., Huang, L. A., Wu, K. C. & Chen, Y. G., 20 Sep 2020, ISPD 2020 - Proceedings of the 2020 International Symposium on Physical Design. Association for Computing Machinery, p. 95-102 8 p. (Proceedings of the International Symposium on Physical Design).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Open Access
  • Aging-aware chip health prediction adopting an innovative monitoring strategy

    Wang, Y. T., Wu, K-C., Chou, C. H. & Chang, S. C., 21 Jan 2019, ASP-DAC 2019 - 24th Asia and South Pacific Design Automation Conference. Institute of Electrical and Electronics Engineers Inc., p. 179-184 6 p. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • 1 Scopus citations

    Exploration and Exploitation of Dual Timing Margins for Improving Power Efficiency of Variable-Latency Designs

    Huang, N. C., Chen, Y. G. & Wu, K. C., Jul 2019, Proceedings - 2019 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019. IEEE Computer Society, p. 218-223 6 p. 8839460. (Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI; vol. 2019-July).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • ICE-RADAR: In-situ, Cost-Effective Razor Flip-Flop Deployment for Aging Resilience

    Wu, K-C., Huang, W. T. & Huang, C. Y., Jul 2019, 2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design, IOLTS 2019. Gizopoulos, D., Alexandrescu, D., Papavramidou, P. & Maniatakos, M. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 263-268 6 p. 8854407. (2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design, IOLTS 2019).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution