Horng-Chih Lin

Professor

Institute of Electronics

Phone03-5754193
Emailhclin@faculty.nctu.edu.tw
Websitehttp://www.ee.nctu.edu.tw/People/Professor/individual.php?index=18

Research activity per year

If you made any changes in Pure these will be visible here soon.

Personal profile

Research Interests

VLSI Circuits & Systems, Circuit Design, Semiconductor Devices

Experience

Education/Academic qualification

PhD, National Chiao Tung University

External positions

Fingerprint

Dive into the research topics where Horng-Chih Lin is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

12 Similar Profiles

Network

Recent external collaboration on country level. Dive into details by clicking on the dots.

1 Not started
2 Active
36 Finished

智慧終端半導體製程與晶片系統研發專案計畫(半導體射月計畫)推動辦公室
Lin, H.
1/01/21 → 31/12/21
Project: Government Ministry › Ministry of Science and Technology
A novel T-gate RF technology platform for IoT and high-end RF
Lin, H.
1/08/20 → 31/07/21
Project: Government Ministry › Ministry of Science and Technology
A novel T-gate RF technology platform for IoT and high-end RF
Lin, H.
1/08/21 → 31/07/22
Project: Government Ministry › Ministry of Science and Technology
奈米中心(校內人員)109年9月至10月技術服務(公家機構)(A)
Lin, H.
1/09/20 → 31/10/20
Project: Government Ministry › Other Government Ministry Institute
奈米中心(校內人員)109年7月至8月技術服務(公家機構)
Lin, H.
1/07/20 → 31/08/20
Project: Government Ministry › Other Government Ministry Institute

192 Article
79 Conference contribution
13 Conference article
9 Paper
More

A novel photoresist-based film-profile engineering scheme for fabricating double-gated, recess-channel IGZO thin-film transistors
Huang, Y. A., Peng, K. P., Meng, Y. C., Su, C. J., Li, P. W. & Lin, H. C., 1 Apr 2020, In: Japanese Journal of Applied Physics. 59, SG, 6 p., SGGJ01.
Research output: Contribution to journal › Article › peer-review

Open Access
1 Scopus citations
A Unique Approach to Generate Self-Aligned T-Gate Transistors in Counter-Doped Poly-Si with High Etching Selectivity and Isotropy
Huang, Y. A., Liang, C. Y., Peng, K. P., Chen, K. M., Huang, G. W., Li, P-W. & Lin, H-C., Mar 2020, In: IEEE Electron Device Letters. 41, 3, p. 397-400 4 p., 8977479.
Research output: Contribution to journal › Article › peer-review
Characteristics of Dual-gated Poly-Si Junctionless Nanowire Transistors with Asymmetrical Source/drain Offsets
Chang, Y. T., Wu, R. J., Peng, K. P., Su, C. J., Li, P-W. & Lin, H-C., Jun 2020, 2020 IEEE Silicon Nanoelectronics Workshop, SNW 2020. Institute of Electrical and Electronics Engineers Inc., p. 57-58 2 p. 9131654. (2020 IEEE Silicon Nanoelectronics Workshop, SNW 2020).
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
Coordinated and Simultaneous Formation of Paired Ge Quantum Dots by Thermal Oxidation of Designer Poly-SiGe Spacer Structures
Chen, H. Y., Peng, K. P., George, T., Lin, H. C. & Li, P. W., 2020, In: IEEE Transactions on Nanotechnology. 19, p. 436-438 3 p., 9088228.
Research output: Contribution to journal › Article › peer-review
Design and Fabrication of Self-Organized Ge Gate/SiO₂/Si_1-xGe_x-nanoshell with Raised Source/Drain for Advanced Transistors
Wang, I. H., Peng, K. P., Lin, H-C. & Li, P-W., Apr 2020, 4th Electron Devices Technology and Manufacturing Conference, EDTM 2020 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 3 p. 9117850. (4th Electron Devices Technology and Manufacturing Conference, EDTM 2020 - Proceedings).
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review