Projects per year
Personal profile
Research Interests
High-k Dielectric for Nanoscale Devices, Organic Thin-film-transistor & Memory, Nanocrystal Nonvolatile Memory, Post-Si High-mobility Channel MOSFET
Experience
Education/Academic qualification
PhD, National Chiao Tung University
External positions
Fingerprint
Dive into the research topics where Chao-Hsin Chien is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 10 Similar Profiles
Network
Recent external collaboration on country level. Dive into details by clicking on the dots.
Projects
-
Process development of novel two-dimensional material: HfS2 andHfSe2 doping technology and device fabrication
1/08/20 → 31/07/21
Project: Government Ministry › Ministry of Science and Technology
-
Research of the Vertical Stacked High Mobility Ge Channels Nanosheet Field Effect Transistor with High Quality Metal Doped into Interfacial Layer by Atomic Layer Deposition
1/08/20 → 31/07/21
Project: Government Ministry › Ministry of Science and Technology
-
Technology Development of 4H-SiC Trench Gate MOSFET(3/3)
1/11/19 → 30/04/21
Project: Government Ministry › Ministry of Science and Technology
-
Research of the Vertical Stacked High Mobility Ge Channels Nanosheet Field Effect Transistor with High Quality Metal Doped into Interfacial Layer by Atomic Layer Deposition
1/08/22 → 31/07/23
Project: Government Ministry › Ministry of Science and Technology
-
Research of the Vertical Stacked High Mobility Ge Channels Nanosheet Field Effect Transistor with High Quality Metal Doped into Interfacial Layer by Atomic Layer Deposition
1/08/21 → 31/07/22
Project: Government Ministry › Ministry of Science and Technology
Research output
-
High-Accuracy Deep Neural Networks Using a Contralateral-Gated Analog Synapse Composed of Ultrathin MoS nFET and Nonvolatile Charge-Trap Memory
Chung, Y. Y., Cheng, C. C., Chou, Y. C., Chueh, W. C., Chung, W. H., Yu, Z., Hung, T. Y. T., Huang, L. Y., Wang, S. Y., Teng, L. C., Chang, W. H., Li, L. J. & Chien, C. H., Nov 2020, In: Ieee Electron Device Letters. 41, 11, p. 1649-1652 4 p., 9206053.Research output: Contribution to journal › Article › peer-review
-
Impact of the Crystal Phase of ZrO on Charge Trapping Memtransistor as Synaptic Device for Neural Network Application
Chou, Y. C., Tsai, C. W., Yi, C. Y., Chung, W. H. & Chien, C. H., 2020, In: IEEE Journal of the Electron Devices Society. 8, p. 572-576 5 p., 9091548.Research output: Contribution to journal › Article › peer-review
Open Access -
Improving Interface State Density of TiN/HfO2/IL Gate Stack on Si0.5Ge0.5by Optimization of Post Metallization Annealing and Oxygen Pressure
Lee, M. C., Lee, W. L., Yu, C. Y., Lin, H. J., Liu, H. H., Zhang, J. L., Wang, S. Y., Chou, C. H., Luo, G. L. & Chien, C. H., Aug 2020, 2020 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2020. Institute of Electrical and Electronics Engineers Inc., p. 102-103 2 p. 9203589. (2020 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2020).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
Improving the Performance of Charge Trapping MemTransistor as Synaptic Device by Ti-doped HfO2
Chou, Y. C., Chung, W. H., Tsai, C. W., Yi, C. Y. & Chien, C. H., 16 Dec 2020, In: IEEE Journal of the Electron Devices Society. 9, p. 137-143 7 p.Research output: Contribution to journal › Article › peer-review
Open Access -
Neuro-Inspired-in-Memory Computing Using Charge-Trapping MemTransistor on Germanium as Synaptic Device
Chou, Y. C., Tsai, C. W., Yi, C. Y., Chung, W. H., Wang, S. Y. & Chien, C-H., Sep 2020, In: IEEE Transactions on Electron Devices. 67, 9, p. 3605-3609 5 p., 9153812.Research output: Contribution to journal › Article › peer-review